Experience : 4 + years

Job Location : Ahmedabad / Bangalore

Detailed Description of the Job Profile:

Should have good knowledge about all DFT concepts. Scan insertion and validation, BIST insertion and validation, ATPG and Pattern Validation w/wo Timing, DFT mode timing Analysis and sign off. Work experience on various DFT architectures. Knowledge of protocol like IEEE1149.1, IEEE1149.6, IEEE1687 and IEEE1500. Worked on Pattern diagnosis and Familiarity with ATE, silicon bring up.

Skill Required :

• Hands on experience in various DFT aspects like Scan insertion, MBIST and JTAG, ATPG, Pattern validation at block level as well as Fullchip level.
• Synopsys tools: DFT MAX, TetraMAX.

                                              OR

• Cadence tools: RTL Compiler, Encounter Test.

                                              OR

• Mentor Graphics tools: Tessent tool chain, TestKompress.
•  Debussy, VCS/Questa/IUS.
• PT tool from Synopsys